ECE 6745
Last Updated
- Schedule of Classes - November 16, 2024 7:33PM EST
- Course Catalog - November 16, 2024 7:07PM EST
Classes
ECE 6745
Course Description
Course information provided by the Courses of Study 2024-2025.
Principles and practices involved in the design, implementation, testing, and evaluation of complex standard-cell ASIC chips using automated state-of-the-art CAD tools. Topics include hardware description languages; CMOS logic, state, and interconnect fundamentals; chip design methodologies; automated cell-based design; CAD algorithms; details of accurately modeling ASIC delay, energy, and area; robustness issues; testing, verification, and debugging; power distribution and clocking; packaging and I/O. Includes a six-week open ended project where small groups of students design, implement, test, and evaluate an interesting technique in computer architecture using functional-, microarchitectural-, registertransfer-, and layout-level modeling.
When Offered Spring.
Prerequisites/Corequisites Prerequisite: ECE 4750.
Regular Academic Session. Choose one lecture and one discussion.
-
Credits and Grading Basis
4 Credits Graded(Letter grades only)
-
Class Number & Section Details
-
Meeting Pattern
- TR
- Jan 21 - May 6, 2025
Instructors
Batten, C
-
Additional Information
Instruction Mode: In Person
Share
Or send this URL: