ECE 5745

ECE 5745

Course information provided by the Courses of Study 2018-2019.

Principles and practices involved in the design, implementation, testing, and evaluation of complex standard-cell ASIC chips using automated state-of-the-art CAD tools. Topics include hardware description languages; CMOS logic, state, and interconnect fundamentals; chip design methodologies; automated cell-based design; CAD algorithms; details of accurately modeling ASIC delay, energy, and area; robustness issues; testing, verification, and debugging; power distribution and clocking; packaging and I/O. Includes a six-week open ended project where small groups of students design, implement, test, and evaluate an interesting technique in computer architecture using functional-, microarchitectural-, registertransfer-, and layout-level modeling.

When Offered Spring.

Prerequisites/Corequisites Prerequisite: ECE 4750.

View Enrollment Information

  •   Regular Academic Session.  Choose one lecture. Discussion optional.

  • 4 Credits Graded

  • 17045 ECE 5745   LEC 001

  • 17046 ECE 5745   DIS 201